Associative Processor on FPGA
Design exploration of associative processor implementation on FPGA.
This project explores an FPGA implementation of an associative processor for in-memory computing. The design includes content addressable memory and supporting circuits such as controller, data cache, instruction cache, and program counter.
Links: ISCAS 2023, IEEE TCAS-II.